Abstract-In this paper, we propose a soft-decision-based FEC scheme which is the concatenation of a non-binary LDPC (NB-LDPC) code and hard-decision FEC code having a compatibility with existing OTU-4 frame structure. The proposed concatenated NB-LDPC + RS frame structure is also provided and the entire frame size is 18,368 bytes. The proposed NB-LDPC(2304,2048) code over GF(2 4 ) provides a superior performance at the higher BER region and can be concatenated with HD-FEC code. The simulation result shows that the proposed concatenated NB-LDPC(2304,2048) and RS(255,239) FEC can provide a superior NCG performance over 10.3 dB at a post-FEC BER 10 -15 and over 10.8 dB with enhanced HD-FEC in the outer code. As a result, the proposed NB-LDPC codes are expected to be strong FEC candidates of soft-decision FEC for 100Gb/s optical transmission system.
I. INTRODUCTION
Capacities of optical transport systems have increased, extremely in the last two decades. Currently 100 Gb/s optical transport systems, based on the dual-polarization quadrature phase shift keying (DP-QPSK) modulation with a optical coherent receiver are activating in the marketplace. Recently, optical OFDM (O-OFDM) modulation is investigating as an attractive candidate for future high capacity optical transmission systems, due to its high spectral efficiency and resilience to fiber dispersion. While the DP-QPSK and O-OFDM modulation with coherent receiver provided the reduction of optical SNR (OSNR), a significant OSNR deficit remains. Among the available technologies to improve the OSNR deficit, typically forward error correction (FEC) solutions are the most cost-effective [1] .
Such trends are leading the emergence of powerful FEC schemes. Despite of the Optical Internetworking Forum (OIF)'s efforts, standardization of FECs for 100 Gb/s has been remained as a white paper [2] . But, there were many discussions for soft-decision FEC to apply 100 Gb/s optical transport systems. A soft-decision FEC has potential possibility for 100 Gb/s FEC scheme, but it brings along with it the need for a much higher data transfer requirement between the digital signal processor device and the FEC decoder. However, a soft-decision FEC is still attractive for many researchers because it can provide an excellent net coding gain (NCG) performance greater than 10 dB.
Low-density parity check (LDPC) codes, which has sparse parity check matrix, are first discovered by Gallager early 1960's. This coding technique has been forgotten for a long time and then re-discovered by Neal and Mackay. Recently, several LDPC based FEC schemes were introduced to apply into the optical transport systems. Djordjevic et al. expended their efforts [3] , and the demonstration of concatenated LDPC + RS FEC was performed by Mitsubishi Electric Corp. [4] - [6] . Mitsubishi works outperformed NCG of 10 dB at a post-FEC BER of 10 -15 . In this paper, we propose a soft-decision-based FEC scheme, which is the concatenation of a non-binary LDPC (NB-LDPC) code and hard-decision (HD) FEC code having a compatibility with existing OTU-4 frame structure. NB-LDPC codes are extension of binary LDPC codes. Non-zero entries in the parity check matrix H are directly replaced by elements in Galois-Field (GF). Generally, the NB-LDPC codes are more efficient than binary LDPC (B-LDPC) codes as well as have a good performance against burst errors. Proposed NB-LDPC(2304,2040) over GF (2 4 ) can be concatenated with existing OTU-4 with 6.7% redundancy of HD-FEC code (e.g. RS (255,239) code, concatenated codes in G.975.1). The proposed NB-LDPC code provides a superior performance at higher BER region especially 10 -2 to 10 -4 . Based on our simulation result, we are expecting that the proposed concatenated NB-LDPC and G.975.1 codes can provide a superior NCG performance over 10.8 dB at a post-FEC BER 10 -15 .
II. Concatenation of NB-LDPC with RS codes

A. Non-Binary LDPC codes
Recently, there has been a growing interest in NB-LDPC codes, which were initially proposed by Davey and Mackay [7] . They showed that NB-LDPC codes can outperform compared to their bit-length-matched binary-LDPC (B-LDPC) codes. Fig. 1 shows the architecture of DP-QPSK receiver for 100Gb/s optical transmission systems. In fact, the higher rate optical transport systems need powerful FEC scheme. Because FEC is considered the most cost-effective solution to improve optical signal-to-noise ratio (OSNR) deficit. For this reason, NB-LDPC codes can be considered for the next generation FEC scheme.
B. Concatenated NB-LDPC and RS FEC.
The concatenation of two different codes is the most efficient solution to provide powerful error correction capability. Therefore recently reported FECs are almost applying concatenation scheme. Although NB-LDPC codes show excellent error correction capability at a higher BER region (near 10 -2~1 0 -3 ), it still has difficult problem to solve: "errorfloor" which is usually occurred under post-FEC BER 10 -7 . To resolve this problem, one of promising solution is a concatenation with appropriate HD-FECs [8] .
For the construction of our proposed NB-LDPC codes, first we have generated the B-LDPC codes and then assigned nonzero element in H matrix. The algebraic explanation of construction NB-LDPC codes are well described in [9] [10] . The proposed NB-LDPC(2304,2048) code over GF (2 4 ) has compatibility with existing OTU-4 frame structure. Fig. 2 shows the proposed concatenated NB-LDPC + HD FEC frame structure with 20.5% FEC redundancy. 12.5% of NB-LDPC FEC overhead (OH) is added to the original 6.7% RS(255,239) FEC OH.
C. Frame Structure Design
In case of our simulation, RS(255,239) code in G.975 is used for the HD-FEC scheme. The proposed NB-LDPC(2304,2048) code is defined on GF (2 4 ). It means that each codeword symbols for NB-LDPC code are consisted by 4 bits. If we exchange the proposed NB-LDPC codeword to the bit-level as like LDPC codes, total converted number of bits are (2304,2048). As shown in Fig. 2(a) , we assume that one zero column is padded in front of four consecutive OTU-4 frames. The 2D-interleaving is applied before the NB-LDPC encoding, and then 32-times NB-LDPC encoding is performed as shown in Fig. 2(b) . Finally, the concatenated NB-LDPC + RS frame structure is shown in Fig. 2(c) and the entire frame size is 18,368 bytes. In fact, the padded zero-column does not need to transmit, because this can be treated as a kind of shortened code in the receiver side.
III. Architecture Modeling and Simulation Results
A. Simulation Model Design.
Fig . 3 shows the conceptual block diagram of our simulation model employed digital signal processor (DSP) with NB-LDPC FEC. In the OTU-4 framer, the 16-ch. RS(255,239) encoding/decoding are used to the outer code. Our proposed NB-LDPC(2304,2048) code is utilized to the inner code which is responsible for providing higher BER region. The 2D-interleaving/de-interleaving buffers are located in the middle of NB-LDPC and RS codes. The input of the NB-LDPC codes is log-likelihood ratios (LLRs), so that it must be calculated in the DSP block. And then an adequate quantization schemes are applied in the M-bit soft-decision block. Currently, our simulation model includes the proposed NB-LDPC FEC and the 16-ch. RS(255,239) code as shown in the dotted box.
For the NB-LDPC codes, some kinds of decoding algorithms are well presented in [14] [15] . In our simulations, we applied the Min-Max decoding algorithms. Although the FFT-BP algorithm provides the optimal decoding performance, complicated multiplication brings larger computational complexity. On the other hand, the Min-Max algorithm provides sub-optimal BER performance with less coding loss. The Min-Max algorithm has some advantages in terms of real VLSI implementation. For the check node processing which is bottleneck of NB-LDPC, the Min-Max algorithm can be implemented only with comparator circuit instead of complicated multiplications. It will provide a significant reduction of decoder complexity. Also, layered decoding scheme is applied in our simulation model to provide fast decoding convergence as well as lower routing resource for the real hardware architecture. 
B. Simulation Results.
In the implementation of a practical NB-LDPC decoder, effects of finite precision should be considered [16] . If we use enough bit-size for the decoder, the decoder performance can be close to optimal performance. However the decoder complexity will be increased. For this reason, finding a tradeoff between quantization bit-level and the performance is very important. Therefore, we observed various quantization effects through our simulation. The notation (q,f) is used to represent a quantization bit-size for LLR values, in which q-bits are total bit size and f-bits are used for fractional part. We observed the simulation results which are both 5 and 6-bits quantization scheme is applied. , which is 4.1 dB better than the case applying RS(255,239) code only. Also, concatenated LDPC(2304, 2048) and enhanced HD-FEC codes (e.g. G.975.1 codes) can achieve an NCG of 10.8 dB with 20.5% redundancy.
IV. Conclusion
In this paper, we propose a soft-decision-based FEC scheme, which is the concatenation of the NB-LDPC code and HD-FEC code having a compatibility with existing OTU-4 frame structure. The proposed NB-LDPC(2304,2048) code over GF (2 4 ) provides a superior performance at the higher BER region and can be concatenated with HD-FEC code. Based on our simulation result, it is anticipated that the proposed concatenated NB-LDPC(2304,2048) and RS(255,239) FEC can provide a superior NCG performance over 10.3 dB at a post-FEC BER 10 -15 and over 10.8 dB with enhanced HD-FEC in the outer code. NB-LDPC codes are expected to be strong candidates for soft-decision FECs. Future works will be on hardware implementation of NB-LDPC architecture and FPGA emulation.
